WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answer Posted / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
What's the price in 1K quantity?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
How to improve these parameters? (Cascode topology, use long channel transistors)
Working of a 2-stage OPAMP?
Draw the Layout of an Inverter?
Why does the present vlsi circuits use mosfets instead of bjts?
What does the above code synthesize to?
Mention what are the different gates where Boolean logic are applicable?
How can you construct both PMOS and NMOS on a single substrate?
What are the various regions of operation of mosfet? How are those regions used?
What are the changes that are provided to meet design power targets?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What is the purpose of having depletion mode device?