WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answer Posted / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain Cross section of an NMOS transistor?
Explain the Various steps in Synthesis?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What transistor level design tools are you proficient with? What types of designs were they used on?
what is multiplexer?
Explain the working of 4-bit Up/down Counter?
Give the cross-sectional diagram of the cmos.
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Draw the SRAM Write Circuitry
What are the different classification of the timing control?
why is the number of gate inputs to CMOS gates usually limited to four?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What is the difference between cmos and bipolar technologies?
What is the purpose of having depletion mode device?