WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answer Posted / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
what is multiplexer?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
How does a Bandgap Voltage reference work?
Explain how Verilog is different to normal programming language?
What are the Advantages and disadvantages of Mealy and Moore?
Explain how binary number can give a signal or convert into a digital signal?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain what is Verilog?
What are the main issues associated with multiprocessor caches and how might you solve them?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain Cross section of an NMOS transistor?
Explain what is slack?
What are the various regions of operation of mosfet? How are those regions used?
Working of a 2-stage OPAMP?