WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 24637 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is threshold voltage?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What are the Advantages and disadvantages of Mealy and Moore?
Explain what is the use of defpararm?
Give the cross-sectional diagram of the cmos.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is the difference between synchronous and asynchronous reset?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Why does the present vlsi circuits use mosfets instead of bjts?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Give various factors on which threshold voltage depends.
