WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answer Posted / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Post New Answer View All Answers
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What types of CMOS memories have you designed? What were their size? Speed?
What is the difference between synchronous and asynchronous reset?
Design an 8 is to 3 encoder using 4 is to encoder?
Explain Cross section of a PMOS transistor?
What are the changes that are provided to meet design power targets?
Explain how binary number can give a signal or convert into a digital signal?
Explain what is Verilog?
Differences between Array and Booth Multipliers?
How does a Bandgap Voltage reference work?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What is the function of chain reordering?
What are the steps involved in designing an optimal pad ring?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What is look up table in vlsi?