Interested to Buy Any Domain ? << Click Here >> for more details...
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 26999 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Post New Answer View All Answers
Insights of a 4bit adder/Sub Circuit?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is SCR (Silicon Controlled Rectifier)?
Are you familiar with the term snooping?
What does the above code synthesize to?
Working of a 2-stage OPAMP?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain how logical gates are controlled by Boolean logic?
what is multiplexer?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain how Verilog is different to normal programming language?
what are three regions of operation of MOSFET and how are they used?
Explain what is the depletion region?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
