Answer / abc

race around condition nt only takes place in jk nly...for
high i/ps but wid sr f/f 2 for low i/ps..which results in
toggling of output...in both case master slave f/f can be
used

Answer / harish

the 19th answer is the most accurate answer among all ...

Answer / sonali tomar

well as far as race around condition is concerned, almost above answers are correct race around condition is same as discribed above ...
but wht actually going with jk ff .will anybody tell me?

Answer / vipul dhongade

When j=1 and k=1 occours then output goes to toggle,
b'cause of propagation delay in NAND or NOR gate. There are
different propagation delay for different gates. And we can
avoid it by using M/S flip-flop.

Answer / prashant chaudhary

race around condition occurs in JK flip flop when both the
inputs are high, then there is race between 0 and 1 to
reach the output i.e togelling between 0 and 1 occurs due
to propagation delay. this can be removed using edge
triggered flip flops or by using master slave JK flip flop.

Answer / j.janmejaya jena

in case of jk flip flop i/p is connected to the o/p,so what
ever may be the changes occcures in o/p that affect the i/p
of jk ff .so to reduce it we use master slave ff

Answer / ladpriyanka

In J-K flipflop,for the input states J=K=1,if the clock
pulse width is greater then the propagation delay of the
NAND gate then it will cause continuous transitions of the
flipflop output.This is called Race around condition.
To rectify this problem,the clock pulse width should keep
less then the propagation delay of the NAND gate.This
restriction on the pulse width can be eliminated by
constructing
(i)Master-Slave flipflop
(ii)Edge-triggered flipflop

Answer / m.hemanth kumar

race around occurs only in latch but not in flip flop.the on time for a latch is high,so while applying the inputs as 1 and 1 the output keeps on toggling.and race around can be eliminated by using a flip flop as it is an edge triggered one.

Answer / atin

8th ans is the most appropriate ..
n correct too.

Answer / kalpna ajimal

when j=k=1 in jk flip flop then the race arround condition
will occure.This can be remove using master slave flip flop.

If input frequency is exceed the slew rate the output will be a. Distorted b. No Output c. Not distorted d. Amplified

2 Answers  

The represent number 35 in binary, number of bits required are?

0 Answers  

What is he use of embeded systems?

0 Answers  

what is the function of DVJA card in Nokia BTS &how it work

2 Answers   TNS,

What are chebushev filters?

0 Answers  

why we use clamping on transformer

1 Answers  

I have recieved an interview call from HECL that is Heavy Engineering Corporation Ltd, Ranchi , Jharkhand. Can you please provide me some Electronics and Communication questions for preparation as early as possible since I am left with just one week.

0 Answers  

What is PLC ? How it is useful in automations ?

2 Answers   PTCL,

what is the difference b/w gsm and cdma

1 Answers  

i want RRB chennai section engineer model papers &previous years papers including GK, ARITHEMETIC, REASONING, GENERAL ENGLISH IN THE YEAR 2005,2006,2007, 2008.

1 Answers  

Explain the STMi and how many type STMi are used in telecomunication.

2 Answers   TATA,

What are the main divisions of power system?

0 Answers