Interested to Buy Any Domain ? << Click Here >> for more details...
What is Race-around problem? How can you rectify it?
- 34 Answers
- 129105 Views
- College School Exams Tests, CTS, ISRO, ST Micro, STMicroelectronics, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / abc
race around condition nt only takes place in jk nly...for
high i/ps but wid sr f/f 2 for low i/ps..which results in
toggling of output...in both case master slave f/f can be
used
| Is This Answer Correct ? | 1 Yes | 0 No |
Answer / harish
the 19th answer is the most accurate answer among all ...
| Is This Answer Correct ? | 1 Yes | 0 No |
Answer / sonali tomar
well as far as race around condition is concerned, almost above answers are correct race around condition is same as discribed above ...
but wht actually going with jk ff .will anybody tell me?
| Is This Answer Correct ? | 1 Yes | 1 No |
Answer / vipul dhongade
When j=1 and k=1 occours then output goes to toggle,
b'cause of propagation delay in NAND or NOR gate. There are
different propagation delay for different gates. And we can
avoid it by using M/S flip-flop.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / prashant chaudhary
race around condition occurs in JK flip flop when both the
inputs are high, then there is race between 0 and 1 to
reach the output i.e togelling between 0 and 1 occurs due
to propagation delay. this can be removed using edge
triggered flip flops or by using master slave JK flip flop.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / j.janmejaya jena
in case of jk flip flop i/p is connected to the o/p,so what
ever may be the changes occcures in o/p that affect the i/p
of jk ff .so to reduce it we use master slave ff
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / ladpriyanka
In J-K flipflop,for the input states J=K=1,if the clock
pulse width is greater then the propagation delay of the
NAND gate then it will cause continuous transitions of the
flipflop output.This is called Race around condition.
To rectify this problem,the clock pulse width should keep
less then the propagation delay of the NAND gate.This
restriction on the pulse width can be eliminated by
constructing
(i)Master-Slave flipflop
(ii)Edge-triggered flipflop
| Is This Answer Correct ? | 1 Yes | 1 No |
Answer / m.hemanth kumar
race around occurs only in latch but not in flip flop.the on time for a latch is high,so while applying the inputs as 1 and 1 the output keeps on toggling.and race around can be eliminated by using a flip flop as it is an edge triggered one.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / kalpna ajimal
when j=k=1 in jk flip flop then the race arround condition
will occure.This can be remove using master slave flip flop.
| Is This Answer Correct ? | 3 Yes | 4 No |
why we use the fuse
What are the advantages of igbt over bjt, mosfet?
Explain what are edge triggered flip flop and level triggered flip flop? How do they differ from one another?
send me cutoff of surat nit for m.tech
What is the constructional difference between SR and JK flip flop ???
about your college
What is Ciphering? Why do we need it? Name the algorithm(s) used in it?
Explin E1 T1.
What is a sample and hold circuit? Where it is used?
What are integrated devices?
For high frequency applications will you prefer mosfet or igbt? Why?
interrupt controller
-
Civil Engineering (5086) - Mechanical Engineering (4456)
- Electrical Engineering (16639)
- Electronics Communications (3918)
- Chemical Engineering (1095)
- Aeronautical Engineering (239)
- Bio Engineering (96)
- Metallurgy (361)
- Industrial Engineering (259)
- Instrumentation (3014)
- Automobile Engineering (332)
- Mechatronics Engineering (97)
- Marine Engineering (124)
- Power Plant Engineering (172)
- Textile Engineering (575)
- Production Engineering (25)
- Satellite Systems Engineering (106)
- Engineering AllOther (1379)
