Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain the concept of a Clock Divider Circuit? Write a VHDL
code for the same?

Answer Posted / jaya suriya


IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;

Is This Answer Correct ?    19 Yes 13 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1123


Explain what is slack?

1061


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1266


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1111


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1300


Explain depletion region.

1031


What are the steps involved in designing an optimal pad ring?

1170


Are you familiar with the term MESI?

2733


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2393


Explain how Verilog is different to normal programming language?

1266


Explain why is the number of gate inputs to cmos gates usually limited to four?

1494


How do you size NMOS and PMOS transistors to increase the threshold voltage?

3026


Explain the three regions of operation of a mosfet.

1096


Explain what is the depletion region?

1077


What is the main function of metastability in vsdl?

1065