Explain the concept of a Clock Divider Circuit? Write a VHDL
code for the same?
Answer Posted / jaya suriya
IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...
ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;
| Is This Answer Correct ? | 19 Yes | 13 No |
Post New Answer View All Answers
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain what is slack?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain depletion region.
What are the steps involved in designing an optimal pad ring?
Are you familiar with the term MESI?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain how Verilog is different to normal programming language?
Explain why is the number of gate inputs to cmos gates usually limited to four?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain the three regions of operation of a mosfet.
Explain what is the depletion region?
What is the main function of metastability in vsdl?