Answer Posted / senthil

I am using the Mr.Suriya code with little modification.

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;

Working of a 2-stage OPAMP?

3183

---

Describe the various effects of scaling?

4787

---

Tell me how MOSFET works.

2423

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1569

---

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1267

---

What are the steps involved in designing an optimal pad ring?

1170

---

What does the above code synthesize to?

2593

---

Draw the Layout of an Inverter?

2505

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1116

---

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2394

---

Are you familiar with the term snooping?

3517

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1332

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3783

---

Explain what is slack?

1061

---

What is the difference between cmos and bipolar technologies?

1128

---