Explain the concept of a Clock Divider Circuit? Write a VHDL
code for the same?
- 3 Answers
- 17058 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / senthil
I am using the Mr.Suriya code with little modification.
ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;
| Is This Answer Correct ? | 12 Yes | 12 No |
Post New Answer View All Answers
Explain sizing of the inverter?
What are the different measures that are required to achieve the design for better yield?
Explain CMOS Inverter transfer characteristics?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Mention what are the different gates where Boolean logic are applicable?
Explain depletion region.
What are the steps involved in preventing the metastability?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain Basic Stuff related to Perl?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain various adders and difference between them?
How does Vbe and Ic change with temperature?
Explain the working of 4-bit Up/down Counter?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
