Answer Posted / bhushan

D-Latch is a level sensitive flip-flop.
output changes as long as clock is High(for +ve level
sensitive) or High(for -ve level sensitive)


library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;

end arch_D_latch;

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3216

Write a VLSI program that implements a toll booth controller?

4062

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3348

What types of CMOS memories have you designed? What were their size? Speed?

4729