Answer Posted / bhushan

D-Latch is a level sensitive flip-flop.
output changes as long as clock is High(for +ve level
sensitive) or High(for -ve level sensitive)


library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;

end arch_D_latch;

Explain the Charge Sharing problem while sampling data from a Bus?

4781

---

What are the different design techniques required to create a layout for digital circuits?

1094

---

What are the different ways in which antenna violation can be prevented?

1183

---

What is the difference between cmos and bipolar technologies?

1182

---

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1350

---

Draw the Layout of an Inverter?

2549

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1517

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1182

---

Explain how binary number can give a signal or convert into a digital signal?

1165

---

Draw a CMOS Inverter. Explain its transfer characteristics

1231

---

Write a program to explain the comparator?

1194

---

Explain about 6-T XOR gate?

1366

---

Explain the working of Insights of a pass gate ?

1304

---

Explain the Working of a 2-stage OPAMP?

1237

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

1204

---