Answer Posted / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

What transistor level design tools are you proficient with? What types of designs were they used on?

5056

---

Explain Cross section of an NMOS transistor?

1016

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1167

---

What are the steps required to solve setup and hold violations in vlsi?

1070

---

Insights of a 4bit adder/Sub Circuit?

3343

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4100

---

what is verilog?

1108

---

Differences between Array and Booth Multipliers?

4062

---

Give various factors on which threshold voltage depends.

1287

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1284

---

How can you model a SRAM at RTL Level?

5715

---

Cross section of a PMOS transistor?

4755

---

Explain how logical gates are controlled by Boolean logic?

1168

---

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1257

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1235

---