Answer Posted / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1141

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1244

---

What's the price in 1K quantity?

2780

---

Mention what are three regions of operation of mosfet and how are they used?

1022

---

What is the difference between the mealy and moore state machine?

1035

---

How binary number can give a signal or convert into a digital signal?

1136

---

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1059

---

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1409

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

972

---

What transistor level design tools are you proficient with? What types of designs were they used on?

3389

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1587

---

Differences between Array and Booth Multipliers?

4014

---

what is a sequential circuit?

1089

---

Write a VLSI program that implements a toll booth controller?

3936

---

What is Body Effect?

2464

---