Answer Posted / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

Why does the present vlsi circuits use mosfets instead of bjts?

1319

---

What is the critical path in a SRAM?

3208

---

Draw the Layout of an Inverter?

2511

---

If not into production, how far did you follow the design and why did not you see it into production?

2110

---

Explain the Various steps in Synthesis?

3286

---

Draw the stick diagram of a NOR gate. Optimize it

1295

---

Are you familiar with the term snooping?

3533

---

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3383

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1286

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1123

---

Explain the Working of a 2-stage OPAMP?

1198

---

Explain the operation of a 6T-SRAM cell?

4521

---

What's the price in 1K quantity?

2830

---

What are the various regions of operation of mosfet? How are those regions used?

1140

---

What are the different gates where boolean logic are applicable?

1079

---