Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12466 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
Post New Answer View All Answers
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain how binary number can give a signal or convert into a digital signal?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the difference between synchronous and asynchronous reset?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What are the different design techniques required to create a layout for digital circuits?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
How can you construct both PMOS and NMOS on a single substrate?
What are the steps involved in designing an optimal pad ring?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What types of high speed CMOS circuits have you designed?
