Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12517 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
Post New Answer View All Answers
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Are you familiar with the term snooping?
What is threshold voltage?
Explain what is slack?
6-T XOR gate?
What does the above code synthesize to?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is the difference between synchronous and asynchronous reset?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the main issues associated with multiprocessor caches and how might you solve them?
How does a Bandgap Voltage reference work?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
