Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12352 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Post New Answer View All Answers
For CMOS logic, give the various techniques you know to minimize power consumption
What transistor level design tools are you proficient with? What types of designs were they used on?
Cross section of a PMOS transistor?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain various adders and difference between them?
What does it mean “the channel is pinched off”?
Write a program to explain the comparator?
What happens if we delay the enabling of Clock signal?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Are you familiar with the term snooping?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
