Answer / sivakumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

Answer / ekta

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

Answer / shinz

in a level triggered JK flipflop, if J=K=1 and if the pulse width of the clock is very much greater than propagation delay, then the output will toggle more than one time.this condition is known as race around condition

Answer / shikha chauhan

The condition S=R=1 is not allowed in SR flip-flop, this is
eliminated by JK flip flop by using feedback connection
from output to input of gate 1 and 2 because of the
feedback connection Q(Q')at the i/p to K(J). The i/p will
change during clk pulse CP=1, if the o/p changes the state.

Answer / jenson

in a race around condition the output depends onthe
relative operating speed of 2 or more components.

Answer / yogesh

in jk flip flop race around problem will accur when both
the inputs are high.
it can be prevented by using
master slave jk flip flop.

Answer / manilal

O\P change more than once 4 specfc i\p then it is said to be race around condition .j=1,k=1 ,nd clok-1 o\p togles or flipflop wil confusing whch flipflop wil enable or not so flip flop race around or competitive against one another that is due to o\p togles depndng up on prevous state

Answer / praveen kishor

Drawback in jk flip flop is Race arround condition which is eliminated in D flip flop is called Race arround condition.

Answer / bineesh p babu

In J-K Flip flop, The clock time is higher than the output toggling time then for J=1 & K=1 , the output will be changed irrelevant of our input. This condition is known as Race around condition.

Answer / neha

when both the inputs are in low condition in JK flip this condition is called race around condition

Explain why hexadecimal code is widely used in digital systems?

0 Answers  

why we use external oscillator in 8051 microcontroller ??

2 Answers   Infosys,

How is the inverter circuit classified based on commutation circuitry?

0 Answers  

what is rectifier

16 Answers   Avalon,

which is the connection oriented protocal? tcp, udp,both or none of them........

2 Answers   NSN,

can we conect lowpass filter before high pass filter in cascade form in band pass filter?(active filter).

0 Answers  

How do Calculate UPs Battery Backup Time? pls help me.Manohar.manoharan1980@rediffmail.com

1 Answers  

Which device produces voltage variable capacitor? How the voltage variable capacitance varies with the change in voltage across it?

0 Answers  

outline the working of EVM?

2 Answers   Acer, Bhel,

what is the differnce between SCR and diode rectifier?

23 Answers   Infosys, Torrent Power,

Technical paper's of ECE

0 Answers  

last Airforce test paper

0 Answers