Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14134 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / mallikarjun patil
I have worked on design consit of 5 stage pipeline
processor.
With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.
Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle
| Is This Answer Correct ? | 27 Yes | 3 No |
Answer / 12345678
1.Instruction fetch
2.decode instruction and read register files
3.execute
4.data to access from memory
5.write back
throughput is the total amount of work done in a given time,
| Is This Answer Correct ? | 21 Yes | 9 No |
Answer / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Answer / manju
the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back
please correct if it is wrong.
| Is This Answer Correct ? | 1 Yes | 12 No |
Are you familiar with VHDL and/or Verilog?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is the function of tie-high and tie-low cells?
Explain about 6-T XOR gate?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What happens if we increase the number of contacts or via from one metal layer to the next?
Why is OOPS called OOPS? (C++)
Explain the usage of the shared SPI bus?
what is charge sharing?
If not into production, how far did you follow the design and why did not you see it into production?
Explain the Working of a 2-stage OPAMP?
Id vs. Vds Characteristics of NMOS and PMOS transistors?
1 Answers Brillient, Intel, ISRO,
86 Family 
