What work have you done on full chip Clock and Power
distribution? What process technology and budgets were
used?
- 0 Answers
- 2347 Views
- Intel, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
How does Resistance of the metal lines vary with increasing thickness and increasing length?
Cross section of a PMOS transistor?
Are you familiar with the term snooping?
What is interrupt latency?
Give the cross-sectional diagram of the cmos.
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Mention what are three regions of operation of mosfet and how are they used?
What are the different types of skews used in vlsi?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
What are the different design constraints occur in the synthesis phase?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
What is the function of tie-high and tie-low cells?
86 Family 
