Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 12534 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / mallikarjun patil
I have worked on design consit of 5 stage pipeline
processor.
With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.
Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle
| Is This Answer Correct ? | 27 Yes | 3 No |
Post New Answer View All Answers
Explain how binary number can give a signal or convert into a digital signal?
what is Slack?
Give the cross-sectional diagram of the cmos.
Write a program to explain the comparator?
Explain the operation of a 6T-SRAM cell?
What are the changes that are provided to meet design power targets?
What happens if we delay the enabling of Clock signal?
Explain the Charge Sharing problem while sampling data from a Bus?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is the use of defpararm?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Implement F= not (AB+CD) using CMOS gates?
What is the purpose of having depletion mode device?
Design an 8 is to 3 encoder using 4 is to encoder?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
