What is the function of tie-high and tie-low cells?
No Answer is Posted For this Question
Be the First to Post Answer
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What is clock feed through?
Mention what are three regions of operation of mosfet and how are they used?
What are the different ways in which antenna violation can be prevented?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the Charge Sharing problem while sampling data from a Bus?
What transistor level design tools are you proficient with? What types of designs were they used on?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What happens to delay if you increase load capacitance?
Explain CMOS Inverter transfer characteristics?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
How do you detect if two 8-bit signals are same?