Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 12536 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / manju
the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back
please correct if it is wrong.
| Is This Answer Correct ? | 1 Yes | 12 No |
Post New Answer View All Answers
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What are the steps required to solve setup and hold violations in vlsi?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the SRAM Write Circuitry
what are three regions of operation of MOSFET and how are they used?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain how binary number can give a signal or convert into a digital signal?
What are the main issues associated with multiprocessor caches and how might you solve them?
For CMOS logic, give the various techniques you know to minimize power consumption
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain what is slack?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What transistor level design tools are you proficient with? What types of designs were they used on?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
