Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 12542 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
What is the function of chain reordering?
Are you familiar with the term MESI?
What's the price in 1K quantity?
Implement a 2 I/P and gate using Tran gates?
Explain Cross section of an NMOS transistor?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the different design constraints occur in the synthesis phase?
What are the various regions of operation of mosfet? How are those regions used?
6-T XOR gate?
Explain how binary number can give a signal or convert into a digital signal?
What is the difference between nmos and pmos technologies?
Explain what is the depletion region?
What are the different design techniques required to create a layout for digital circuits?
