Answer / pradipta sarkar

tristate is a inverter with 3 o/p state: 1,0,z(high
inpedence state).it is implementated by adding two more nmos
(or pmos)-1 btwn d original nmos& o/p,1 btwn d pmos &o/p to
a odinary inverter. depending on wheather the additional 2
nmos are kept on/off d o/p behaves like normal inverter/z
respectively.

Why do we use a Clock tree?

3 Answers   Intel,

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

How logical gates are controlled by boolean logic?

0 Answers  

---

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---

Implement F= not (AB+CD) using CMOS gates?

1 Answers   Intel,

---

Explain the Various steps in Synthesis?

0 Answers   Intel,

---

Implement an Inverter using a single transistor?

4 Answers   Intel,

---

What is the build-in potential?

1 Answers   Wipro,

---