Answer Posted / pradipta sarkar
tristate is a inverter with 3 o/p state: 1,0,z(high
inpedence state).it is implementated by adding two more nmos
(or pmos)-1 btwn d original nmos& o/p,1 btwn d pmos &o/p to
a odinary inverter. depending on wheather the additional 2
nmos are kept on/off d o/p behaves like normal inverter/z
respectively.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
what is verilog?
what is the difference between the TTL chips and CMOS chips?
What are the different gates where boolean logic are applicable?
Design an 8 is to 3 encoder using 4 is to encoder?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What does it mean “the channel is pinched off”?
For CMOS logic, give the various techniques you know to minimize power consumption
What is the critical path in a SRAM?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
How can you model a SRAM at RTL Level?
Draw a 6-T SRAM Cell and explain the Read and Write operations
How about voltage source?
Explain what is multiplexer?
Why does the present vlsi circuits use mosfets instead of bjts?
