Answer / salla nagaraju

To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.

If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,

---

Differences between D-Latch and D flip-flop?

17 Answers   AIT, Intel, Sibridge Technologies,

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

Working of a 2-stage OPAMP?

0 Answers   Intel, Tata Elxsi,

---

What are the different design constraints occur in the synthesis phase?

0 Answers  

---

Differences between netlist of HSPICE and Spectre?

1 Answers   Intel,

---

Implement F = AB+C using CMOS gates?

2 Answers   Intel,

---

Explain why & how a MOSFET works?

2 Answers   Infosys,

---

Insights of a 4bit adder/Sub Circuit?

0 Answers   Intel,

---

what is Slack?

0 Answers  

---

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1 Answers   Intel,

---