Why do we use a Clock tree?

Answers were Sorted based on User's Feedback



Why do we use a Clock tree?..

Answer / sharekhan

Clock tree is usd for equal distribution of clock in a VLSI
circuitry.In this technique the VLSI blocks are at equal
distance from the central clock.This technique is ues to
eliminate skew problem.

Arrangemnet is in the form of alphabhet "H" with VLSI
blocks are arranged at the end of the alphabhet H and clock
circuitry aplied at the centre of the "H".THus each block
is at equal distance from the clock circuitry.

Is This Answer Correct ?    18 Yes 0 No

Why do we use a Clock tree?..

Answer / arghya sasmal

During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.

Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation

Is This Answer Correct ?    4 Yes 0 No

Why do we use a Clock tree?..

Answer / purna

The main goals of CTS are
1. Clock signal is propagate to all flops in same time.
2. Low global and local skew.
3. Less insertion delay.
4. For low power designs Clock gating cells are added based
on the designer requirement.
5.Selecting a tree structure from (H,Y,binary and fish bone
etc...)
6. less number of buffer and inverters in the clock path.
7. Clock pin has high fanout to balance skew, we need to
synthesis the clock path separately.

Is This Answer Correct ?    3 Yes 0 No

Post New Answer

More VLSI Interview Questions

What's the price in 1K quantity?

0 Answers   Wipro,


Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


What is the function of chain reordering?

0 Answers  


What is FPGA?

7 Answers   Intel,


What are the Advantages and disadvantages of Mealy and Moore?

0 Answers   Intel,






What?s the difference between Testing & Verification?

6 Answers   Infosys,


What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,


Explain why & how a MOSFET works?

2 Answers   Infosys,


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


what is the difference between the TTL chips and CMOS chips?

0 Answers  


What happens when the gate oxide is very thin?

3 Answers   Intel,


Categories