For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
- 0 Answers
- 708 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain what is the use of defpararm?
Explain how Verilog is different to normal programming language?
What are the different measures that are required to achieve the design for better yield?
what is charge sharing?
What are the steps required to solve setup and hold violations in vlsi?
What are the different design constraints occur in the synthesis phase?
Explain the working of Insights of a pass gate ?
What types of high speed CMOS circuits have you designed?
What are the limitations in increasing the power supply to reduce delay?
How to find the read failiure probablity in SRAM?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Insights of an inverter. Explain the working?
86 Family 
