For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
No Answer is Posted For this Question
Be the First to Post Answer
What is Cross Talk?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What types of CMOS memories have you designed? What were their size? Speed?
What are the changes that are provided to meet design power targets?
Draw the Layout of an Inverter?
why is the number of gate inputs to CMOS gates usually limited to four?
Explain Cross section of a PMOS transistor?
Explain the Charge Sharing problem while sampling data from a Bus?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Write a VLSI program that implements a toll booth controller?
What are the different measures that are required to achieve the design for better yield?
What products have you designed which have entered high volume production?