Answer / nikki

nmos passes a good 0 and a degraded 1 , whereas pmos passes
a good 1 and bad 0. for pass transistor, both voltage
levels need to be passed and hence both nmos and pkmmos
need to be used.

Answer / @nks

Because we can't get full voltage swing with only NMOS or
PMOS ... we have to use both of them together for that purpose.

What are the different measures that are required to achieve the design for better yield?

0 Answers  

---

Explain how binary number can give a signal or convert into a digital signal?

0 Answers  

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,

---

Are you familiar with the term MESI?

1 Answers   Intel,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

What is setup time and hold time?

1 Answers   Intel,

---

What is the ideal input and output resistance of a current source?

0 Answers  

---

What is the difference between synchronous and asynchronous reset?

0 Answers  

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  

---