Explain the operation considering a two processor computer
system with a cache for each processor.


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Differences between functions and Procedures in VHDL?

5 Answers   Intel,


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).

4 Answers   Analog Devices,


Mention what are three regions of operation of mosfet and how are they used?

0 Answers  


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  






In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,


Explain the usage of the shared SPI bus?

1 Answers  


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


What is the build-in potential?

1 Answers   Wipro,


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,


Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  


Categories