What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 7671 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Answer / bauer
There are also Mobility Degradation and Subthreshold Conduction which directly depend on the Voltage and Temperature.
| Is This Answer Correct ? | 1 Yes | 0 No |
What is the function of tie-high and tie-low cells?
What are the different ways in which antenna violation can be prevented?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What happens to delay if you increase load capacitance?
What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?
Explain the working of Insights of a pass gate ?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
What is the function of chain reordering?
Write a program to explain the comparator?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
What does it mean “the channel is pinched off”?
What are the different design techniques required to create a layout for digital circuits?
86 Family 
