Interested to Buy Any Domain ? << Click Here >> for more details...
Explain Clock Skew?
- 6 Answers
- 21641 Views
- Intel, nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / coolmoon
clock skew is the time difference between the arrival of
active clock edge to different flipflops of the same chip
| Is This Answer Correct ? | 69 Yes | 2 No |
Answer / anuprita
In circuit designs, clock skew is a phenomenon in
synchronous circuits in which the clock signal arrives at
different components at different times. This can be caused
by many different things, such as wire-interconnect length,
temperature variations, variation in intermediate devices,
capacitive coupling, material imperfections, and
differences in input capacitance on the clock inputs of
devices using the clock.
| Is This Answer Correct ? | 27 Yes | 0 No |
Answer / gogulnath
skew is the phenomena which clock dint take equal time to
reach the synchronous flip flop,it takes diff delay to
diff flipflops due to the material imperfection,wired
length,temparature etc,
| Is This Answer Correct ? | 21 Yes | 0 No |
Answer / himali
Clock skew is the phenomenon wherein clock signal arrives
at different components at different times.
There are two types of clock skews. Positive clock skew
means that clock siganl reaches receiving register faster
than the register that sends the data to the receiver.
Negative skew is the opposite.
| Is This Answer Correct ? | 19 Yes | 8 No |
Answer / anupriya
In ckt design clk skew is a phenomenon in synchronous ckts
in which the clk signal arives at different components at
diff time.
| Is This Answer Correct ? | 9 Yes | 2 No |
Answer / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What are the different design constraints occur in the synthesis phase?
Explain the three regions of operation of a mosfet.
What is the main function of metastability in vsdl?
what is conductance and valence band?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain what is slack?
Write a VLSI program that implements a toll booth controller?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
86 Family 
