In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
- 0 Answers
- 686 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Implement F= not (AB+CD) using CMOS gates?
What does the above code synthesize to?
Explain what is Verilog?
Explain the Working of a 2-stage OPAMP?
why is the number of gate inputs to CMOS gates usually limited to four?
Draw a 6-T SRAM Cell and explain the Read and Write operations
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the working of 4-bit Up/down Counter?
What is the function of chain reordering?
Give the expression for CMOS switching power dissipation?
What types of CMOS memories have you designed? What were their size? Speed?
What are the limitations in increasing the power supply to reduce delay?
86 Family 
