1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?
Answer / jimmy.gugon
Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
| Is This Answer Correct ? | 0 Yes | 3 No |
I am a fresher and i have done testing course from orbit institute hyd.can any1 say me whether it is necessary to do project in testing.if it is that which is best institute in hyd.can you please inform me if there is any job 4 freshers.thanxs
What are the applications of multiplexer (mux)?
What are level triggered flip flop?
How many TRx use in one BSC.
What is the protocol ?
what is reverse saturation current?
What type of Duplexer, Multi-coupler, Trans-receiver & Combiner used in 900 & 1800Mhz
RRB JE-2 QUESTION MODEL SOLVE FOR ELECTRONICS ENGG
I've finished b tech in electronics and communication engg.Can i appaer for the nic exam
Explain capacitance, inductance, resistance.
what is the diff between UPS and Inverter
How output frequency is varied in case of a thyristor?
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)