1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?
Answer / jimmy.gugon
Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
Is This Answer Correct ? | 0 Yes | 3 No |
What are the different operation regions of the thyristor (scr)?
What is CMRR? Explain briefly.
39 Answers ABC, Honeywell, NTPC, Wipro,
Draw the block diagram of a 128 line EPABX and explain its operation?
How to program micro controller?
what is difference between electronic device and electronic element?
Compare the generalized subnetting with VLSM.
Describe the working of 3φ fully controlled bridge converter in the rectifying mode and inversion mode. And derive the expressions for average output voltage and rms output voltage?
if in cmos inverter we relpaced the nmos wid pmos thn what will happened
How many memory locations can be addressed by a microprocessor with 14 address lines?
Define quad?
why the shape of an op-amp is chosen triangular in shape?
How to answer for "tell me about yoursel interview question"? While telling project experience, whether we should start from lastest to old or old to latest?