1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?

Answer Posted / jimmy.gugon

Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.

Is This Answer Correct ?    0 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

How to convert binary to excess 3 code and vice verse?

565


behaviour of capacitor & inductor in ac circuits at t=0 & t=infinity.

1668


Explain why does all cellular networks have same shape of sim? Why is it designed in such a particular shape? Does it have any other shape?

543


What is the duty cycle in on-off control method?

607


How can leveltrol be installed in steam drum for measuring the level of steam drum

2558






Define what is photodiode?

657


In electronic assembling industry(SMT), what are all the interview questions they will ask while recruiting?

1687


What is the effect of temperature on the reverse current of a p-n junction?

524


Which device produces voltage variable capacitor?

588


IN WCDMA(WIDE CODE DIVISION MULTIPLE ACCESS)WHICH ONE FREQUENCY HOPPING IS USED EITHER FAST FREQUENCY OR SLOW FREQUENCY HOPPING,SAY IN DETAILS

2050


please send me the previous question papers of ntpc writen test for ece

1791


wat is an ethernet

2717


What is the turn-off time for converter grade scrs and inverter grade scrs?

635


Explain why bjt is known as current controlled device and fet is known as voltage controlled device?

549


how to convert analog RC filter to FIR filter

1531