if in cmos inverter we relpaced the nmos wid pmos thn what
will happened
Answers were Sorted based on User's Feedback
Answer / anas
depends on the size of upper pull up pmos and pull down pmos
circuit will work. if pmos close Vdd is more stronger then
for input zero output will be close to Vdd.then for input 1
there is no pull down path, hence output will stuch at high
state. so always high voltage at the output. if Pmos close
to ground is high then the condition will be just opposite
to the above one.
Is This Answer Correct ? | 1 Yes | 0 No |
Answer / anusha
results in metastable state...i,e the output will remain in undefined state when input is low.when high output is zero.
Is This Answer Correct ? | 1 Yes | 2 No |
Define input offset current.
Explain why does all cellular networks have same shape of sim?
Explain Power Control.
Define what do you mean by drift velocity and mobility of a free electron?
Hey all, i have a circuit that contains a diode and 2 resistors here is a link to the image http://img46.imageshack.us/img46/2562/41930604.png what i am think is that VL = 0.7V because of the silicon diode so IL = 0.7/750*10^-3 = 0.9333 mA and V0 = 0.7V but i am not sure of my answerer
Define virtual ground in the op amp?
Which type of communication used in nuclear submarrine for communication from capton to out side the marrine?
State faraday`s law of induction.
what Rx and TX power good RF conditions.
What are the applications of an inverter?
write down a program to that reads the data from port 02H, count the number of 1's in the data and display the count on port 03H in 8085 microprocessor
give some important questions in Airport Authority of india junior Engineer ATC exam?