86 Family (470)
VLSI (297)
DSP (55)
Embedded Systems AllOther (399) in a sn SR latch made by using cross coupling of two nand gates, if both S andR inputs set o then it will result
1 6001Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
1608After the following has been executed MOV BL, 8C MOV AL, 7E ADD AL, BL; what will be the contents of register AL?
CDAC,
2335
Please write a program to show the functionality of power-save super loop?
Indicate different machine cycles of 8085?
What are the different types of buses used by the embedded systems?
In 8085 which is called as high order / low order register?
Explain what is the main difference between 8085 and 8086 processors?
Are you familiar with the term MESI?
Which interrupt has highest priority in microcontroller ?
What are the differences between mocks and stubs/fakes and where you might use them.
What is an editor?
What is the function of ale in 8085 microprocessor?
How are time delays calculated in the 8085?
What are the functional requirements that are used in the embedded systems?
Define signal sampling?
State the two type of 16 bit registers and define them?
The answer to the above question is breaking the combinational circuit and pipelining it. What will be affected if you do this?