in a sn SR latch made by using cross coupling of two nand gates, if both S andR inputs set o then it will result
Answer / jeevan
S=0,R=0 that is given to latch using nand gate .that state is unconditional state because any in one input is zero ,out put will be high(1).
| Is This Answer Correct ? | 11 Yes | 2 No |
After the following has been executed MOV BL, 8C MOV AL, 7E ADD AL, BL; what will be the contents of register AL?
Give truth table for a half adder, give a gate level implementation of the same?
Tell the addresses which are bit addressable?
Which interrupt is not level-sensitive in 8085?
What is the stack segment used for?
What are the different Adder circuits you studied?
What is a program counter? What is its use?
What is an editor?
Define psp?
What are the Interrupts available in 8051 microcontroller?
What is tri-state logic?
Which line will be activated when an output device require attention from CPU?