Answer / chaitanya

SETUP time : Minimum time the data should be stable before
the arrival of clock edge

HOLD time : Minum time data shuold be stable after the
arrival of clock edge.

Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,

---

What is FPGA?

7 Answers   Intel,

---

Give the various techniques you know to minimize power consumption?

5 Answers  

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,

---

What?s the difference between Testing & Verification?

6 Answers   Infosys,

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,

---

What are the different classification of the timing control?

0 Answers  

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,

---

How can you model a SRAM at RTL Level?

0 Answers   Infosys,

---

Given a circuit and asked to tell the output voltages of that circuit?

1 Answers   Intel, Omega Healthcare,

---

How can you model a SRAM at RTL Level?

1 Answers  

---