There are 2 Flip_Flop with logic between them. Given Clock to Q delay, logic prop. delay, set up and hold times specify maximum clock frequency of system. What happens if second output fed back to first input. Any changes? What happens with timing if second output is fed back to logic between the flops? Good Luck!

1 Answers   Qualcomm,

---

what is the best way to start a 15 KW motor for pump star-delta or direct on line ? and from how many KW i must use direct on line ?

1 Answers  

---

what is the calculation formula for motor starting torque,running torque, running torque.

0 Answers  

---

why we use only sine wave in ac why we do not use other wave forms

21 Answers   BARC, NTPC,

---

What is the difference between KW & KVA ?

10 Answers  

---

What is the Basic Difference bitween Long Shunt Connection and Short Shunt Connection in DC Generator?

0 Answers  

---

What is x/r ratio?

1 Answers  

---

the max. power will be transferred if …… a) sending end vol. is high b) receiving end v is high c)…….. d) corona loss is least

2 Answers   Engineers India Limited,

---

I have a 5KVA UPS. Total load to be connected almost 3KW. Ordering a battery pack with capacity of 1920VAh. How long will the backup time be?

1 Answers  

---

maintenance parameters of sewage treatment plant

1 Answers  

---

why we test the core balance of the transformer?

1 Answers  

---

How the over load setting for HT Motors calculated-provided in Numerical Relay

0 Answers   Damodar Valley Corporation,

---