Why is Extraction performed?
- 1 Answers
- 7133 Views
- Intel, I also Faced
- E-Mail Answers
Answer / nikki
Post layout extraction is neccessary to get the accurate
netlist , with parasitic capacitance and rasistance. Post
layout simulation are done using the extracted neltist as
this gives a better approximation of what the circuit
behaviour would be in silicon.
| Is This Answer Correct ? | 10 Yes | 1 No |
Give the cross-sectional diagram of the cmos.
What is Fermi level?
Explain how Verilog is different to normal programming language?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
2 Answers Cosmic Circuits, HP,
What products have you designed which have entered high volume production?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Tell me how MOSFET works.
Explain what is the depletion region?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
86 Family 
