Answer / nikki

Post layout extraction is neccessary to get the accurate
netlist , with parasitic capacitance and rasistance. Post
layout simulation are done using the extracted neltist as
this gives a better approximation of what the circuit
behaviour would be in silicon.

Explain what is Verilog?

0 Answers  

---

Cross section of an NMOS transistor?

3 Answers   Intel,

---

Explain the various MOSFET Capacitances & their significance?

1 Answers  

---

What products have you designed which have entered high volume production?

1 Answers   Intel,

---

What is the difference between fifo and the memory?

6 Answers   DewSoft, Intel, Pentagon Rugged Systems,

---

What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,

---

If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  

---

How about voltage source?

0 Answers  

---

what is Latch up?How to avoid Latch up?

3 Answers  

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---