Answer Posted / nikki
Post layout extraction is neccessary to get the accurate
netlist , with parasitic capacitance and rasistance. Post
layout simulation are done using the extracted neltist as
this gives a better approximation of what the circuit
behaviour would be in silicon.
| Is This Answer Correct ? | 10 Yes | 1 No |
Post New Answer View All Answers
What is the difference between cmos and bipolar technologies?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What types of high speed CMOS circuits have you designed?
what is Slack?
Explain how Verilog is different to normal programming language?
Explain how logical gates are controlled by Boolean logic?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain CMOS Inverter transfer characteristics?
Explain what is scr (silicon controlled rectifier)?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
