Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / nikki
Post layout extraction is neccessary to get the accurate
netlist , with parasitic capacitance and rasistance. Post
layout simulation are done using the extracted neltist as
this gives a better approximation of what the circuit
behaviour would be in silicon.
| Is This Answer Correct ? | 10 Yes | 1 No |
Post New Answer View All Answers
What transistor level design tools are you proficient with? What types of designs were they used on?
what is a sequential circuit?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How logical gates are controlled by boolean logic?
Explain the Charge Sharing problem while sampling data from a Bus?
What are the changes that are provided to meet design power targets?
What are the different gates where boolean logic are applicable?
What happens if we delay the enabling of Clock signal?
Explain sizing of the inverter?
Explain how logical gates are controlled by Boolean logic?
Tell me how MOSFET works.
What is look up table in vlsi?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain what is multiplexer?
Explain Cross section of an NMOS transistor?
