What is the difference between fifo and the memory?
Answers were Sorted based on User's Feedback
Fifo(First In Last Out) is a memory sturcture where datas can be stored and retrived (in the order of its entery only). This is a queue,wheras Memory is a storage device which can hold datas dynamically or at any desired locations and can be retrived in any order.
Is This Answer Correct ? | 51 Yes | 18 No |
Answer / guest
janardhan
fifo means first in first out data.
but memory we can access data from any where.
Is This Answer Correct ? | 20 Yes | 1 No |
Answer / pankaj
FIFO(first in first out) is the approach/method to store the
data bytes/bits.
Where as memory is the data storage device.
Is This Answer Correct ? | 12 Yes | 3 No |
Answer / vaishnavi
RAM contains address
FIFO doesn't contain address
Is This Answer Correct ? | 2 Yes | 1 No |
Answer / ayan
memory only stored data,
fifo is process to retrive and put the data.
Is This Answer Correct ? | 2 Yes | 4 No |
Answer / techie
We can build FIFO using memory blocks (at a more granular
level using a series of registers). One of the structure we
can use for storing and retrieving data would be FIFO(First
In First Out). Other structure could be a Stack which is a
First In Last out kind of implementation. Similarity between
them is that they are used of data storage.
Is This Answer Correct ? | 8 Yes | 12 No |
How does a pn junction works?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain how MOSFET works?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Tell me how BJT works.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Differences between blocking and Non-blocking statements in Verilog?
Explain the difference between write through and write back cache.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)