If not into production, how far did you follow the design
and why did not you see it into production?
No Answer is Posted For this Question
Be the First to Post Answer
What happens to delay if you increase load capacitance?
Explain the operation considering a two processor computer system with a cache for each processor.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain the operation of a 6T-SRAM cell?
Working of a 2-stage OPAMP?
What are the different limitations in increasing the power supply to reduce delay?
What does the above code synthesize to?
What is a linked list? Explain the 2 fields in a linked list?
Why is Extraction performed?
Explain various adders and diff between them?
Explain sizing of the inverter?