What happens to delay if we include a resistance at the output of a CMOS circui

What happens to delay if we include a resistance at the
output of a CMOS circuit?

Question Posted / shilpa

What happens to delay if we include a resistance at the output of a CMOS circuit?..

Answer / madhu

delay increases

Is This Answer Correct ?

22 Yes

0 No

More VLSI Interview Questions

What is the difference between = and == in C?

What is a D-latch? Write the VHDL Code for it?

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

What is validation?

How many bit combinations are there in a byte?

Implement an Inverter using a single transistor?

What are the Factors affecting Power Consumption on a chip?

Explain the operation considering a two processor computer system with a cache for each processor.

Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

What is Fowler-Nordheim Tunneling?

For more VLSI Interview Questions Click Here