Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Are you familiar with the term MESI?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
what is SCR (Silicon Controlled Rectifier)?
Explain sizing of the inverter?
How can you model a SRAM at RTL Level?
Explain what is slack?
Explain what is scr (silicon controlled rectifier)?
What is the purpose of having depletion mode device?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain what is the use of defpararm?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Basic Stuff related to Perl?
Explain the Working of a 2-stage OPAMP?
