In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
Is This Answer Correct ? | 13 Yes | 6 No |
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
Explain about 6-T XOR gate?
Why do we need both PMOS and NMOS transistors to implement a pass gate?
What?s the difference between Testing & Verification?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
What are the Advantages and disadvantages of Mealy and Moore?
Are you familiar with the term snooping?
Explain Cross section of an NMOS transistor?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
How does Resistance of the metal lines vary with increasing thickness and increasing length?
Describe the various effects of scaling?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?