Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


How about voltage source?

0 Answers  


Explain what is slack?

0 Answers  


What is the purpose of having depletion mode device?

0 Answers  


What is FPGA?

7 Answers   Intel,






Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


What are set up time & hold time constraints? What do they signify?

3 Answers  


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,


Differences between functions and Procedures in VHDL?

5 Answers   Intel,


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


Cross section of a PMOS transistor?

0 Answers   Intel,


Categories