Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12543 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
Have you studied buses? What types?
What does it mean “the channel is pinched off”?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain what is scr (silicon controlled rectifier)?
Explain what is Verilog?
What happens to delay if you increase load capacitance?
What are the Advantages and disadvantages of Mealy and Moore?
Have you studied buses? What types?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
What are the main issues associated with multiprocessor caches and how might you solve them?
What happens to delay if you increase load capacitance?
Explain the operation of a 6T-SRAM cell?
86 Family 
