Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 11217 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Post New Answer View All Answers
How can you model a SRAM at RTL Level?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What are the various regions of operation of mosfet? How are those regions used?
Explain Cross section of an NMOS transistor?
What are the changes that are provided to meet design power targets?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Why does the present vlsi circuits use mosfets instead of bjts?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What's the price in 1K quantity?
Explain how logical gates are controlled by Boolean logic?
Give the cross-sectional diagram of the cmos.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
