Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 11211 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Post New Answer View All Answers
What are the different ways in which antenna violation can be prevented?
What is the difference between nmos and pmos technologies?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Give various factors on which threshold voltage depends.
Mention what are the two types of procedural blocks in Verilog?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain the Charge Sharing problem while sampling data from a Bus?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Draw a CMOS Inverter. Explain its transfer characteristics
What does it mean “the channel is pinched off”?
Explain CMOS Inverter transfer characteristics?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What types of high speed CMOS circuits have you designed?
Give the cross-sectional diagram of the cmos.
