WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL
Answers were Sorted based on User's Feedback
Answer / refedo
1. Verilog is based on C, while VHDL is based on Pascal and Ada.
2. Unlike Verilog, VHDL is strongly typed.
3. Ulike VHDL, Verilog is case sensitive.
4. Verilog is easier to learn compared to VHDL.
5. Verilog has very simple data types, while VHDL allows
users to create more complex data types.
6. Verilog lacks the library management, like that of VHDL.
Read more: Difference Between Verilog and VHDL | Difference
Between
http://www.differencebetween.net/technology/difference-between-verilog-and-vhdl/#ixzz0ti9ocWih
Is This Answer Correct ? | 20 Yes | 3 No |
Answer / suraj thakur
verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.
Is This Answer Correct ? | 4 Yes | 8 No |
how much power is required for a 200 watts bulb if 60p/unit is observed?
what current is transistor biased?
what is the problem with parallel communication?
Define pair?
what will happend when you will switch on your mobile?need technical answer?wich are the channels associated with this?
What are the disadvantages of pwm control?
What is the necessity to use the special machines?
what is the function of solid state relay (SSR)
simplification of Boolean Expression- A+A'B.
why -48V is used in BTS?
We have 6.6 KV, 250 KW HT Motor and i want to run this motor with 250 KW LT Variable frequency drive. Is this Possible? How? what are the major modification required?
what are the topic have in company