WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL

Question Posted / babu

2 Answers
12652 Views
Infosys, TCS, I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL..

Answer / refedo

1. Verilog is based on C, while VHDL is based on Pascal and Ada.

2. Unlike Verilog, VHDL is strongly typed.

3. Ulike VHDL, Verilog is case sensitive.

4. Verilog is easier to learn compared to VHDL.

5. Verilog has very simple data types, while VHDL allows
users to create more complex data types.

6. Verilog lacks the library management, like that of VHDL.

Read more: Difference Between Verilog and VHDL | Difference
Between
http://www.differencebetween.net/technology/difference-between-verilog-and-vhdl/#ixzz0ti9ocWih

Is This Answer Correct ?

20 Yes

3 No

WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL..

Answer / suraj thakur

verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.

Is This Answer Correct ?

4 Yes

8 No

Post New Answer

More Electronics Communications Interview Questions

WHAT IS FUNCTION OF BLUETOOTH AND EXPLAIN IT BRIEFLY?

8 Answers Infosys,

Can any body tell me the procegure about how to use Super Position Theorem to solve any electronics circuit.Please tell me all the steps which used in Super Position Theorem.Thanks

3 Answers

What is Modulation and Demodulation?

7 Answers

Explain inductance?

0 Answers

What is auadag?

0 Answers

Explain in wave guides tem wave propagation is not exit, give the physical interpretation?

0 Answers

Explain the term doping and its need.

0 Answers

what's the cut in voltage for a led?