For CMOS logic, give the various techniques you know to minimize power consumpti

For CMOS logic, give the various techniques you know to minimize power consumption

Question Posted / teja@tez

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

What happens to delay if you increase load capacitance?

What does it mean “the channel is pinched off”?

What is polymorphism? (C++)

Insights of a 4bit adder/Sub Circuit?

What types of high speed CMOS circuits have you designed?

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

What are the Advantages and disadvantages of Mealy and Moore?

Explain the operation considering a two processor computer system with a cache for each processor.

What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?

What is component binding?

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

Draw a CMOS Inverter. Explain its transfer characteristics

For more VLSI Interview Questions Click Here