Interested to Buy Any Domain ? << Click Here >> for more details...
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
- 0 Answers
- 1584 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain the working of 4-bit Up/down Counter?
What is FPGA?
Differences between netlist of HSPICE and Spectre?
What are the different gates where boolean logic are applicable?
What are the different limitations in increasing the power supply to reduce delay?
Differences between IRSIM and SPICE?
What is SPICE?
Tell me how MOSFET works.
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is a sequential circuit?
86 Family 
