How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

what is the use of defpararm?

0 Answers  


What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,


What is the critical path in a SRAM?

0 Answers  


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,






Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

0 Answers   Infosys,


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,


what is Slack?

0 Answers  


Implement an Inverter using a single transistor?

4 Answers   Intel,


What is Fowler-Nordheim Tunneling?

2 Answers   Intel,


What is clock feed through?

2 Answers   Intel,


Categories