Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?

Answers were Sorted based on User's Feedback



What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / amar

power consumption because of leakage is a measure concern

Is This Answer Correct ?    5 Yes 0 No

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / arpan

Due to scaling, the gate oxide thickness is reduced. due to
which gate oxide leakage current flows. And we know that
increase in leakage current, increases power dissipation
which leads to the damage of a cell.

Is This Answer Correct ?    3 Yes 0 No

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / manju

capacitance is also a major concern in sub micron level.

Is This Answer Correct ?    2 Yes 0 No

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?..

Answer / maroof husain

When divice length scaled down, we acheive high spped

Is This Answer Correct ?    1 Yes 1 No

Post New Answer

More VLSI Interview Questions

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

0 Answers   Infosys,


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,


what is the difference between the TTL chips and CMOS chips?

0 Answers  


What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?

2 Answers  


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


Explain the working of differential sense amplifier?

1 Answers  


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  


what is a sequential circuit?

0 Answers  


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

0 Answers   Infosys,


Categories