In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 4525 Views
- Intel, I also Faced
- E-Mail Answers
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
For CMOS logic, give the various techniques you know to minimize power consumption
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
How to find the read failiure probablity in SRAM?
Are you familiar with the term MESI?
6-T XOR gate?
Differences between blocking and Non-blocking statements in Verilog?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
Working of a 2-stage OPAMP?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
what is a sequential circuit?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
86 Family 
